



UNITED STATES PATENT AND TRADEMARK OFFICE

A

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/707,386	11/07/2000	Jack D. Pippin	423901674C2D2	9388
22850	7590	01/11/2006	EXAMINER	
OBLON, SPIVAK, MCCLELLAND, MAIER & NEUSTADT, P.C. 1940 DUKE STREET ALEXANDRIA, VA 22314			LUU, CHUONG A	
			ART UNIT	PAPER NUMBER
			2818	

DATE MAILED: 01/11/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/707,386

Applicant(s)

PIPPIN, JACK D.

Examiner

Chuong A. Luu

Art Unit

2818

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 03 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 31 October 2005.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1,3-7,9-12,14-17,19 and 20 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1,3-7,9-12,14-17,19 and 20 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____

DETAILED ACTION

Request For Continued Examination

The request filed on 10/31/2005 for a Request For Continued Examination (RCE) under 37 CFR 1.53(d) based on parent Application No. 09/707,386 is acceptable and a RCE has been established. An action on the RCE follows.

Response to Arguments

Applicant's arguments with respect to claims 1, 3-7, 9-12, 14-17 and 19-20 have been considered but are moot in view of the new ground(s) of rejection.

PRIOR ART REJECTIONS

Statutory Basis

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) and the Intellectual Property and High Technology Technical Amendments Act of 2002 do not apply when the reference is a U.S. patent resulting directly or indirectly from an international application filed before November 29, 2000.

Therefore, the prior art date of the reference is determined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

The Rejections

Claims 1, 3-7, 9-12, 14-17 and 19-20 are rejected under 35 U.S.C. 102(b) as being anticipated by Bailey (U.S. 5,451,892).

Baily discloses a clock control circuit with

Respect to claims:

(1); (12) a fail safe sensor;

a programmable thermal sensor;

halt logic to halt operation of the integrated circuit in response to the fail safe sensor indicating that a pre-programmed fixed threshold temperature has been exceeded;

clock adjustment logic to control temperature of the integrated circuit in response to the programmable thermal sensor indicating that a programmable threshold temperature has been exceeded by decreasing a clock frequency of the integrated circuit (see Figure 1);

(3); (14) wherein the halt logic is to inhibit operation of the integrated circuit by stopping a clock for the integrated circuit (see Figure 1);

(4); (15) wherein the halt logic protects the integrated circuit without software control (see Figure 1);

(5) a plurality of thermal sensors placed across the integrated circuit; an averaging mechanism in communication with the plurality of programmable thermal

sensors to calculate an average temperature from the plurality of programmable thermal sensors (see Figure 1);

(6) wherein the clock adjustment logic is further to control the temperature of the integrated circuit by increasing the clock frequency of the integrated circuit (see Figure 1);

(7) wherein the clock adjustment logic is further to execute instructions to provide closed loop control of the integrated circuit clock frequency, thereby automatically reducing the temperature when overheating occurs (see Figure 1);

(9) further comprising threshold adjustment logic to increase the programmable threshold temperature value to a new threshold temperature value in response to the programmable thermal sensor indicating that the threshold temperature value has been exceeded (see Figure 1);

(10) wherein the threshold adjustment logic is further to lower the new threshold temperature to detect decreases in temperature (see Figure 1);

(11) further comprising an interrupt handler to display information regarding a sensed temperature to a user of the integrated circuit upon generation of an interrupt in the fail safe sensor or the programmable thermal sensor (see Figure 1);

(16) wherein controlling further comprises increasing the clock frequency of the integrated circuit in response to the sensed temperature (see Figure 1);

(17) wherein controlling further comprises executing instructions to provide closed loop control of the integrated circuit clock frequency in response to the sensed temperature (see Figure 1);

(18) further comprising decreasing a clock frequency of the integrated circuit in response to the sensed temperature indicating that a threshold temperature value has been exceeded (see Figure 1);

(19) further comprising displaying information regarding a sensed temperature to a user of the integrated circuit in response to generation of an interrupt in the first sensor or the second sensor(see Figure 1)

(20) wherein the integrated circuit is a microprocessor (see Figure 1).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chuong A. Luu whose telephone number is (571) 272-1902. The examiner can normally be reached on M-F (6:15-2:45).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David C. Nelms can be reached on (571) 272-1787. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).


Chuong Anh Luu
January 6, 2006